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1. Introduction
Over the past ten years, the interest in the development of accurate and efﬁcient models
of high-speed digital integrated circuits (ICs) has grown. The generation of IC models is
of paramount importance for the simulation of many advanced electronic applications. IC
models are used in system level simulation to predict the integrity of the signals ﬂowing
through the system interconnects and the switching noise generated by the current absorption
of the circuits, that can interfere on the stable functioning of the entire system.
In this scenario, the common modeling resource is based on the detailed description of the IC
functional behavior obtained from the information on the internal structure of devices and
on the their physical governing equations. These models, however, are seldom available
since they disclose proprietary information of silicon vendors. In addition they turn out
to be extremely inefﬁcient to handle the complexity of recent devices and demand for the
availability of simpliﬁed models. Owing to this, the most promising strategy is the generation
of the so-called behavioral models or macromodels, that mimic the external behavior of a
device and that can be obtained from external simulations or measurements.
A typical example of devices that strongly demand for the availability of reliable behavioral
models is represented by the class of digital memories, that are widely used in modern
electronic equipments and that are often provided by external suppliers along with low-order
or partial models only. The modeling of the power delivery network of ICs is addressed
in (ICEM, 2001; Labussiere-Dorgan et al., 2008; Stievano et al., 2011b) and the modeling of
I/O ports in (Stievano et al., 2004; Mutnury et. al., 2006; IBIS, 2008; Pulici et al., 2008; Cao
and Zhang, 2009; Stievano et al., 2011a). In these contributions most of the efforts are made to
deﬁne and improve the model structures and to provide general modeling guidelines for the
computation of model parameters from both numerical simulations and real measurements.
The aim of this chapter is to provide a uniﬁed modeling framework for the combined
application of state-of-the-art techniques to the generation of behavioral models of digital ICs
from numerical simulation and real measured data. All the results presented in this study are
based on a 512Mb NOR Flash memory in 90 nm technology produced by Numonyx, which is
representative of a wide class of memory chips.
2. Macromodel description
This section focuses on the classiﬁcation of the external ports of a Flash memory and on the
available resources for the modeling of its external behavior.
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2.1 Classiﬁcation
The schematic of Fig. 1, represents the typical structure of packaged memory chips in stacked
conﬁguration. These devices are composed of a number of silicon dies encapsulated within
the same package and connected through bonding wires to the package pads as shown in the
example structure. For a single memory chip like the die #1 in the ﬁgure, the external pads
allowing the chip to communicate to the external circuitry can be classiﬁed into three classes:
(a) the VDDn and VSSn pads, corresponding to the core power delivery network of the
memory that carries the energy to the memory matrix, the digital circuitry and possible
additional analog blocks within the die;
(b) the DQn pads, corresponding to the high-speed I/O buffers;
(c) the VDDQn and VSSQn pads, corresponding to a dedicated power structure, i.e., the
so-called power rail, that consists of two on-chip traces connecting the supply pads and
supplying the I/O buffers. A limited number of buffers (in general from one to four) is
supplied by two adjacent VDDQn and VSSQn pads;
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Fig. 1. Typical structure of a memory chip (i.e., the die #1) encapsulated in package. Left
panel: side view; right panel; top view.
It is important to remark that the structure of Fig. 1 provides an exempliﬁcation aimed at
classifying the ports and the behavior of a memory. Some minor differences might exist and
depend on the speciﬁc device at hand. However, possible differences do not change the above
classiﬁcation and the proposed modeling methodology.
Based on the previous classiﬁcation, a memory macromodel is a multiport equivalent
describing the port behavior of the electrical voltage and current signals at die pads. Also, due
to the inherent internal structure of this class of devices, the macromodel can be decomposed
into the following submodels.
(a) a dynamical model for the core power delivery network that reproduces the port
constitutive relation of the multi-terminal circuit element deﬁned by the VDDn and VSSn
pads.
(b) a set of dynamical models for the I/O buffers that include the effect of their dedicated
power supply structure and that describe the port constitutive relations of the three
terminal circuit elements deﬁned by the DQn, VDDQn and VSSQn pads.
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(c) a dynamical model for the VDDQn and VSSQn power rail network.
It is worth noticing that in many practical cases, the above submodels can be assumed
independent one to each other since the possible coupling among the three physical structures
turns out to be extremely low and can be neglected. As an example, this has been veriﬁed by
a set of on-chip measurements carried out on the same memory IC considered in this study
(see Fig. 2).
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Fig. 2. On-chip measurement of the S21 scattering parameter carried out between two
heterogeneous pairs of VDDn-VSSn and VDDQn-VSSQn supply pads. The measurement
highlights the low coupling between the core and the buffer power delivery networks for the
example test chip considered in the study.
2.2 Core power delivery network
According to (Stievano et al., 2011a;b), the model for the core power supply of ICs is deﬁned
by a simpliﬁed - physically inspired - circuit equivalent that attempts to describe the different
blocks involved in the power delivery network of a digital IC. A common assumption in
these approaches is the description of the core power delivery network of the IC by means
of a Norton equivalent like the one of Fig. 3a, where the short-circuit current generator A(s)
accounts for the internal switching activity of the device and the equivalent impedance Ze(s)
accounts for the passive interconnect structure and body diodes. This assumption holds
when the physical dimension of the silicon die and the frequency bandwidth of interest
are compatible with lumped modeling. When these conditions are met, this simpliﬁcation
is the best solution to estimate the model parameters from external measurements. In
the state-of-the art modeling resources, the simple Norton equivalent of Fig. 3a can be
complemented by possible additional passive circuit elements guessed from some information
on the internal structure of the IC.
The estimation of the model parameters of the Norton equivalent amounts to computing the
short-circuit current source via the transient measurement or simulation of the current drawn
by the IC core during normal operation and the short-circuit admittance via frequency-domain
measurements (e.g., via the scattering parameter responses of the VDD-VSS structure). It
goes without saying that the frequency-domain measurements do not directly provide a
computational model that can be directly used in a simulation environment like SPICE.
Experience, supported also by the evidence that the die is electrically small, teaches us that the
interpretation of Ze(s) and its conversion into an equivalent circuit is rather straightforward.
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Fig. 3. Model structures: (a) Norton equivalent for the VDD-VSS core power delivery
network; (b) nonlinear dynamical model for the I/O buffers (e.g., the DQ0 pad of Fig. 1); (b)
cascade lumped equivalent of the power rail.
2.3 I/O buffers
Different approaches are used to obtain behavioral models of the I/O ports of a digital
IC. The most common approach is based on simpliﬁed equivalent circuits derived from
the internal structure of the modeled devices. This approach leads to the I/O Buffer
Information Speciﬁcation (IBIS, 2008; Pulici et al., 2008), which is widely supported by
electronic design automation tools and dominates modeling applications. However, the
growing complexity of recent devices and their enhanced features like pre-emphasis and
speciﬁc control circuit, demand for reﬁnements of the basic equivalent circuits. In order to
facilitate the modeling of these features, alternate methodologies based on the estimation
of suitable parametric relations have been proposed (Stievano et al., 2004; Mutnury et. al.,
2006). These methodologies are aimed at reproducing the electrical behavior of device ports
(see Fig. 3b), without any use of physical insights and of equivalent circuit representations.
The advantage of these approaches relies in the ﬂexibility of the mathematical description of
models with respect to the circuit representation and on the computation of model parameters
from the responses recorded at the device ports only. Furthermore, the parametric approaches
offer simple andwell-established procedures for the estimation of model parameters from real
measured data.
For the case of output buffers, the common assumption in the current state-of-the-art solutions
is the description of the port electrical behavior of the circuit via the following two-piece
relation:
i(t) = wH(t)iH(v(t), vdd(t), ddt v(t),
d
dt vdd(t),
d2
dt2 . . .) +
wL(t)iL(v(t), vdd(t), ddt v(t),
d
dt vdd(t),
d2
dt2 . . .)
(1)
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where v, vdd and i are the buffer output and power supply port voltage and current variables,
with associated reference directions, wH and wL are switching signals accounting for the
device state transitions and iH and iL are nonlinear dynamical relations accounting for the
device behavior in the ﬁxed high and low logic states, respectively. A similar relation holds
for the power supply current and a simpliﬁed model structure, that can be considered as a
subclass of eq. (1), can be adopted for the alternate case of input ports. The readers should
refer to (Stievano et al., 2004) for additional details.
The estimation of model (1) amounts to computing the parameters of submodels iH and iL
and the weighting signals wH and wL from suitable port transient responses.
2.4 Power rail
As outlined in the introduction, the power rail supplying the I/O buffers consists of two
on-chip coplanar metallic traces connecting the VDDQn the and VSSQn pads, that have a
non negligible size and that are regularly distributed along the rail (see Fig. 1). Owing to this,
a simple transmission line model for coplanar structures can be hardly used. Instead, a model
structure like the one of Fig. 3c, that consists of the cascade connection of lumped blocks, is
more suitable for the description of the rail and allows the computation of model parameters
from external measurements and simulations.
3. Model estimation by simulation
This section brieﬂy outlines the resources for the generation of a memory macromodel from
the simulation of detailed numerical models of devices.
When simulation models based on the governing equations describing the behavior of a
memory are available, the estimation of the parameters of the submodels of Fig. 3 is a standard
procedure. State-of-the-art techniques are ready to be used for the computation of model
parameters.
For the core power delivery network, transient and frequency-domain simulations can be
processed for the computation of the short-circuit current and of the equivalent impedance of
the Norton equivalent of Fig. 3. Readers are referred to (ICEM, 2001) for additional details.
It is also important to remark that when the structure of a device is known, even possible
different model structures can be effectively used.
Similar comments apply to the power rail structure. Also for this case, frequency-domain 3D
EM simulations of the power structure can be used for the ﬁtting of the parameter of a circuit
equivalent, like the one of Fig. 3c.
On the other hand, I/O buffer models, either deﬁned by simpliﬁed equivalent circuits or by
black-box mathematical relations, can be obtained via the procedure suggested by IBIS (IBIS,
2008) and collected in (Stievano et al., 2004; Mutnury et. al., 2006), respectively .
4. Model estimation by measurements
This section summarizes the procedure for the estimation of the models shown in Fig. 3
from measurements. In this work a special emphasis is given on the model generation
from measured data since this procedure is less established and possible difﬁculties in the
computation of model parameters from experimental data worth to be highlighted and
discussed.
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4.1 Core power delivery network
The generation of the Norton equivalent of the core power delivery network requires the
estimation of the equivalent impedance and of the short-circuit current source of Fig. 3a.
Short-circuit current source. The computation of the current source is the most critical step of
the modeling process and special care must be taken in collecting, interpreting and processing
the measured data. From a theoretical point of view, the determination of the A term would
require the measurement of the current ﬂowing through ideal short-circuits terminating the
core power supply pads on the right panel of Fig. 1 (i.e., the VDDn and VSSn pads). However,
in practice, the pads cannot be shortened and the circuit operation of the die must be assessed
with the device encapsulated in a package and mounted on a board. Figure 4 shows the
equivalent circuit, in the Laplace domain, of the setup for the external measurement of the
switching current ISS.
VDD1=VDD2
VSS=VSS2
IC (die)
Ze(s)
A(s)
r/2 sL/2
r/2 sL/2
ISS(s)
SMA1
bonding wires
external supply
+ current probe
Rb sLb
1/sCb
PCB trace
VDD
VSS
Fig. 4. Simpliﬁed equivalent of the setup used for the measurement of the equivalent
impedance of the core power delivery network and the short-circuit switching current of a
digital IC.
In the scheme of Fig. 4 the external power supply provided by a voltage regulator and a
possible shunt capacitance is simply represented by an ideal battery connected to the VDD
ball. The VSS ball is connected to a SMA connector via an on-board trace, that is represented
by a lumped equivalent in Fig. 4. The transient current iss(t) is obtained via an indirect
measurement of the voltage drop across a R=1Ω resistor mounted on the connector SMA1.
This method, following the standard for the measurement of the conducted emission of ICs
in the range from dc to 1GHz (IEC61967, 2006), has been selected among a limited number of
possible alternative techniques, since it is simple to implement and has proved to demonstrate
accurate results in practical applications (Fiori & Musolino, 2003).
Once the switching activity current iSS(t) is recorded, the measured waveform needs to be
suitably processed for de-embedding the effects of the measurement setup. The readers
should refer to (Stievano et al., 2011a) for additional details and a more comprehensive
discussion of the post-processing for the same example test chip of this work.
Equivalent impedance. The estimation of the equivalent impedance Ze(s) is obtained from
the scattering frequency-domain measurements of the core-power delivery structure of Fig. 1.
This can be done by using the same setup of Fig. 4 from the S11 measurements of the scattering
parameter response of the structure seen from the connector SMA1 with and without the IC
mounted on it. The measured data is converted into the impedance representation
Z11 = R0
(1+ S11)
(1− S11) (2)
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where R0 = 50Ω is the reference impedance of the VNA. The values of the circuit equivalent
of Fig. 4 are then estimated via simple ﬁtting from Z11. Brieﬂy speaking, the above ﬁtting is
achieved by means of the following two step procedure:
• Measurement of S11 without the IC mounted on the board and computation of the values
of the Rb, Lb and Cb elements;
• Measurement of S11 with the IC mounted on the board and computation of the remaining
parameters values r, L and network response Ze(s).
Test board. Figure 5 shows the board designed for the measurement required by the proposed
modeling methodology. The board implements the basic features required by the ideal setup
of Fig. 4. It is composed of a general purpose control circuitry for the operation of the device
under test, and of a measurement board holding the IC under test and the measurement
ﬁxture. The measurement board is connected to the control board via a pair of 40-pin QTE
connectors, and can be replaced to test different ICs. The memory controller, implemented in
a FPGA, has been designed to allow the memory to operate at 66MHz and perform repeatedly
the basic cycles (program, erase, read).
Fig. 5. Measurement board for recording the core switching activity current for the example
IC.
The indirect measurement of the transient current via the voltage drop on series resistors
mounted on the connector SMA1was carried out with a LeCroy WavePro 7300A scope (3GHz
bandwidth, 10GS/s). To reduce the effects of the measurement noise, the memory buffers
have been forced to produce a periodic bit pattern and the averaging feature of the scope has
been set (16 waveforms were considered for the average). As an example, Figure 6 shows a
slice of the measured transient current iss(t) observed during a complete operation phase.
The frequency domain scattering measurements for the computation of the Norton equivalent
impedance has been carried out via a Agilent Vector Network Analyzer (VNA) E5071B
(300 kHz to 8.5GHz). As an example, Fig. 7 shows the impedance seen by the connector
that has been recorded with and without the IC mounted on the board. This Figure also
compares the measurements with the responses of the lumped simpliﬁed equivalent circuits
of Fig. 4 that has been estimated via simple ﬁtting. The measured transfer functions in Fig. 7
shows some spurious resonances in a frequency region above 200MHz that does not need to
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Fig. 6. Measured transient current iSS(t) carried out on the example commercial memory
chip.
be modeled by a lumped equivalent accounting for the behavior of the IC. These effects are
determined by the test ﬁxture and by the package, and do not belong to the supply structure
of the silicon device, that is generally dominated by a smooth capacitive behavior.
It is worth noticing that the on-chip probing, when available, is a good alternative option to
collect measured data that can be readily converted into the admittance representation (an
example of such test strategy is available in (Stievano et. al., 2009), where partial results are
available for the same test vehicle considered in this study). In this work, the measurements
have been carried out by means of a CascadeMicrotech probing station and a Agilent vector
network analyzer. The two-port responses are obtained via Signal-Ground (SG) probes, with
the G contact connected to the reference pad of the port. The power supply is provided to
some die pads via DC and RF probes to mimic the actual biasing conditions. An example of
the measurement setup is shown in Fig. 8.
Figure 9 shows a selection of two-port measured scattering responses of the VDD-VSS
network of Figure 1 compared to the responses of a simple lumped equivalent Ze = 1/sC.
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Fig. 7. Impedance seen from the terminals of the resistor of Fig. 4 without and with the IC
mounted on it. Solid lines: real measurement carried out on the test board of Fig. 5; dashed
lines: prediction obtained via the equivalent of Fig. 4 (L = 5 nH, Lb = 5.8 nH Cb = 19.15 pF
r = 01.Ω, Rb = 0.6Ω and Ze(s) ≈ 1/sC, with C = 3.45 nF.
Figure 9 conﬁrms the dominant capacitive behavior of the core power network already
observe in the curves of Fig. 7.
If needed, the accuracy of the ﬁtting can be improved by considering the inherent multiport
nature of the die and a two-pole equivalent (e.g., see (Stievano et al., 2011b) for additional
details). Brieﬂy speaking, this extension is achieved by considering a multiport Norton
equivalent that replaces the model of Fig. 3a and a modiﬁed version of the test setup of Fig. 4.
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(a) Memory die (b) RF and DC probes
Fig. 8. On-wafer measurement setup used for the estimation of the equivalent impedance of
the core power delivery network.
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Fig. 9. Selection of the scattering responses of the VDD-VSS structure. Solid lines: reference
measured responses; dashed lines: responses of lumped capacitor Ze(s) = 1/sC .
4.2 I/O buffers
This section outlines the step-by-step modeling procedure for the generation of IC output
port behavioral models. As discussed in Sec. 2.3, a behavioral model of an input port can be
considered as a special case only (see (Stievano et al., 2004; 2011a) for additional details).
In order to devise a robust modeling procedure from real measurements carried out on a test
board, the general two-piece model structure deﬁned by (1) is particularized as follows.
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⎧⎪⎪⎨
⎪⎪⎩
i(t) = wH(t)[isH(vdd − v) + idH(vdd − v, ddt . . .)] +
wL(t)[isL(v) + idL(v, d/dt)]
idd(t) = wH(t)isH(vdd − v) + idH(vdd − v, ddt . . .)
(3)
In the above equation, the output port current is a weighted combination of two submodels
accounting for the buffer behavior in the ﬁxed high and low logic states (i.e., iH,L of (1)) that
are split into the sum of a static isH,L and of a dynamic idH,L contributions to facilitate model
estimation and to make the modeling procedure more robust. Also, the speciﬁc choice of the
variables in (3) as well as the model structure for the description of the power supply current
have been adopted to facilitate the parameter estimation frommeasurements by incorporating
in the model equations the typical operation of CMOS output buffers. Speciﬁcally, the main
contribution of the power supply current idd of a CMOS buffer is the one drawn during
the driver operation in the high output state and therefore provided by the corresponding
contibution of the output port current model in the high state.
SMA2i(t)Rs
IC (die+package) board (probe+supply)
v(t)
D0
VDDQ
VSSQ
Fig. 10. Simpliﬁed equivalent of the setup used for the measurement of the port transient
voltage and current of the I/O buffer of a digital IC. Current is indirectly measured through
the voltage drop on the series resistor RS (e.g., Rs=47Ω).
Once the model structure (3) is assumed, the model parameters can be obtained via the
following procedure that is based on the ideal setup shown in Fig. 10.
1. Estimation of the buffer static characteristics. In principle, the estimation of the device static
characteristics isH,L can be done by collecting a number of voltage-current pairs {v, i} that
are observed while an ideal voltage source is applied to the output port of the buffer and
the source produces a DC sweep (this is also suggested by the IBIS speciﬁcation (IBIS,
2008)). However, to simplify the modeling setup and to avoid dedicated test ﬁxtures for
the extraction of the static curves only, a different solution has been proposed: the buffer
under modeling is driven to produce a periodic “01” bit pattern on a transmission line load
that is plugged into the SMA2 connector of Fig. 10. A transmission line load forces the port
voltage and current waveforms to produce a stepped response. Hence, the static values
of the buffer characteristics are extracted from the ﬂat parts of the responses as described
in (Stievano et. al., 2008; Stievano et al., 2011a).
It is worth noticing that the number of static points used to approximate the static
characteristics of the buffer is deﬁned by the number of steps that are in general 3÷ 5 for
typical buffer circuits loading 50Ω distributed interconnects. Also, no speciﬁc care must be
paid in designing the distributed load. A simple 50Ω coaxial cable or the shunt connection
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of two cables are sufﬁcient to generate a set of responses with some steps. The only design
parameter is the line length, that decides the timing of reﬂections and the duration of the
ﬂat responses, and that must be chosen on the basis of the device transition times. Roughly
speaking, a device with 300 ps rise time would require a 1.5÷ 3m long transmission line.
2. Estimation of the dynamical submodels. The dynamical models used for idH and idL in (3)
can be either deﬁned by lumped circuit element (IBIS assumes a capacitor (IBIS, 2008)) or
discrete-time parametric representations, whose parameters can be estimated by standard
algorithms as in (Stievano et. al., 2008). For the latter case, the device responses used to
feed the estimation algorithm are the slices of the voltage and current responses of the
buffer on a distributed load recorded while the device is in the high (low) logic state.
3. Computation of weighting coefﬁcients. The weighting signals wH and wL are computed after
the estimation of the submodels isH,L and idH,L from the portion of the port responses
occurring during state switching, as discussed in (Stievano et. al., 2008; Stievano et al.,
2011a). In our problem, this amounts to solving the single linear equation (3) of the output
current where v and i are the advocated voltage and current responses recorded during
a single transition event and wL is assumed to be wL = (1− wH). In principle, such an
assumption can be removed and two sets of port responses can be used to compute two
independent wH and wL signals. However, the latter simpliﬁcation beneﬁts the quality
of the complete model since it reduces possible ill-conditioning or inaccuracies of the
solution of the linear problem arising from noisy measured data or from the approximated
responses of the static and the dynamic submodels in (3).
4. Model implementation. Finally, the last step of the modeling process amounts to
translating the model equations in a simulation environment. This can be done by
representing the equation (3) in terms of an equivalent circuit and then implementing
such circuit as a SPICE-like subcircuit. The circuit interpretation of model equations
is a standard procedure that is based on the use of controlled-current sources for the
static contributions, and on resistors, capacitors, and controlled source elements for
the dynamic parts (Stievano et al., 2004). As an alternative, model (3) can be directly
plugged into a mixed-signal simulation environment by describing model equations via
metalanguages like Verilog-AMS or VHDL-AMS. In this work, the obtained models have
been implemented in SPICE.
It is worth noting that the ideal setup of Fig. 10 assumes that the series resistor RS will be
mounted as close as possible to the IC in order to neglect the possible effects of the board trace
connecting the D0 ball to the SMD component.
The waveforms corresponding to the validation of the model for the D0 buffer of the example
memory chip built in this way are shown in Fig. 11. The validation test consists of the the
D0 buffer producing a periodic “01” switching on a 4m long RG58 coaxial cable plugged
into the SMA2 connector of Fig. 5 terminated by a 82 pF capacitor. Figure 11 collects the
measured response, the reference response of the high-order transistor-level model of the
buffer provided by the foundry and the responses of two models estimated from simulation
(see the top panel (a)) and from measurements (see the bottom panel (b)). The very good
agreement among the curves of Fig. 11 conﬁrms the strengths of the proposed methodology
in generating accurate models from measured and simulated responses. Such models can be
easily obtained by the proposed procedure and can effectively replace the hardly available
and less efﬁcient transistor-level models of ICs.
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(a) Model by simulation via the procedure in Stievano et al. (2004).
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(b) Model by measurement.
Fig. 11. Port voltage responses of the D0 buffer for the validation tests considered in this
study (see text for details). Top panel (a) compares measured responses with the reference
responses of a transistor-level model and of a model generated from simulation; bottom
panel (b) compares measured responses with the reference responses of a transistor-level
model and of a model generated from measured data.
4.3 Power rail
The most suitable solution for the estimation of the lumped elements deﬁning the model
of the IC power rail structures (see Fig. 3c) is based on on-chip probing since the possible
alternative on-board measurements are troublesome and would limit the possibility of
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parameters estimation. The main reason is twofold: (i) the values of the RLC elements of
the blocks of Fig. 3c are much lower than those of the corresponding parasitic elements of the
package and test ﬁxture and (ii) a custom package needs to be used since the VDDQn and
VSSQn pads must be kept ﬂoating to avoid the undesired grounding effects of the bonding
wires distributed along the rail. If the latter option is the only possible solution, a clever
de-embedding strategy and parameters estimation procedure must be devised and adopted.
In this study, as already done for the core power delivery network, a VNA and two RF probes
can be used to carry out the on-chip scattering responses of the power rail network. The
probes are connected to the ﬁrst and last pairs of VDDQ/VSSQ pads. Once the measurements
are recorded, the parameters of the lumped models of Fig. 3c are obtained by least squares
ﬁtting. Figure 12 shows an example of the ﬁtting, thus demonstrating the accuracy of the
assumption of a model deﬁned by the cascade connection of lumped blocks.
It is relevant to remark that the measurements carried out on the example memory chip
include the mainly capacitive effects of the active devices, i.e., of the I/O buffers. Due to
the typical large value of the buffers capacitance, the C value of the lumped RLC blocks of
Fig. 3c can be hardly obtained from measurements and can be neglected.
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Fig. 12. Selection of the scattering responses of the power rail structure carried out between
the ﬁrst and the last pair of VDDQ-VSSQ pads, for the example test-case. Solid line: on-chip
measurements; dashed line: responses by means of the simpliﬁed equivalent of Fig. 3c.
5. Conclusions
In this Chapter, the generation of a behavioral model of a memory IC is thoroughly discussed.
Based on the physical structure of this class of devices, the proposed strategy amounts to
deﬁning three different classes of submodels for the description of the core and buffer power
delivery network and of the I/O buffers of a memory device. State-of-the-art methodologies
are used to generate models from both simulations and real measurements carried out on
a board. Speciﬁc emphasis was given on model generation from real measured data with
the aim of highlighting possible difﬁculties and inherent limitation in the generation of
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the responses required by the modeling process. The feasibility of the modeling approach
was demonstrated on a commercial IC Flash memory from measurements carried out on a
speciﬁcally designed test board.
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